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M-ARY LINEAR FEEDBACK SHIFT REGISTER OBJECTS AND SUMMARY OF THE INVENTION
WITH BINARY LOGIC ... . . . .. .It is a primary object of the present invention to pro-
ORIGIN OF INVENTION vide means for generating nonbinary recurring
, sequences.
The invention described herein was made in the per- 5
 Another object of the present invention is to provide
formance of work under a NASA contract and is sub-
 nonbinary recurring sequences with state-of-the-artject to the provisions of Section 305 of the National storage devices
Aeronautics and Space Act of 1958, Public Law A further object of the invention is to provide a m-
85-568 (72 Stat. 435; 42 U.S.C. 2457).
 1Q ary linear feedback shift register for generating nonbi-
BACKGROUND OF THE INVENTION nary recurring sequences with binary logic elements.
Still a further object of the invention is to provide a
1 . Field of the Invention novel method of generating a nonbinary recurring
The present invention is generally directed to linear sequence with binary logic elements.
feedback shift registers and, more particularly, to im- 15 These and other objects of the invention are
provements therein. achieved by coding in binary the state of each register
2. Description of the Prior Art stage which may assume any of m states and the feed-
The availability of high speed and reliable two-state back digit which also may be of any one of m values of
or binary devices, such as flip-flops or. binary storage a m-ary LFSR, where m > 2. The binary coded values
cores, has led to the development of presently known 20 provide a state or truth table used to design a plurality
binary linear feedback shift registers which provide bi- of parallel binary shift registers with interdependent
nary recurring sequences. Briefly, a binary linear feed- feedback which simulate the behavior or the original
back shift register, hereafter often referred to as a bi- "«-ay LFSR. Generally the number of parallel shift re-
nary LFSR, comprises a plurality of stages, definable as
 25 gisters is the number of binary bits needed for the bi-
r, and a feedback unit which performs the modulo-2 nary representation of m. When m is the product of
addition on selected outputs of the stages. It feeds back primes, the number of parallel binary registers is the
the modulo-2 sum to the register's input stage. When sum of *« numbers of binary digits required to
proper stages are selected for feedback the length of represent the various primes.
the resulting sequence is 2'-l and is referred to as a 30 The novel features of the invention are set forth with
maximal length sequence. In the above expression 2 = Particularity in the appended claims. The invention will
m, which is the number of states which each stage can bekst be understood from the following description
when read in conjunction with the accompanying
Mathematically the present-day binary LFSR in drawings-
which m=2, is one type of a large class of possible 35 BRIEF DESCRIPTION OF THE DRAWINGS
LFSRs in which m is equal to an integer greater than 1 ,
i.e., m = 2, 3, etc. The entire class can be described F'G' J is. » simPle block dia8ram of a «eneral linear
generally as an m-ary linear feedback shift register or r fcc* bac* shlft re&l!*e*>
... . , , .. , o . . . . , FIG. 2 is a simple block diagram of a ternary LFSRstages with modulo-m feedback. Selected ones of the r 4Q " 6 '
stages are fed back through separate multipliers which _._ , . . . . ' , , -.. • . , . _.-, „
, . , . i » » i. • . *
 fn FIG. 3 is a state table of the register shown in FIG. 2multiply the stages outputs by appropriate factors of 0
 and .^ co ondi ^ in g bf code;
through (m - 1 ). Clearly, when m = 2 the m-ary linear
 FI(J 4 fa g £,ock dj of a ^ LFJJR wj{h fe._
feedback shift register is a binary LFSR. Hereafter a m- ,
 ic in accordance with the m invention;
ary linear feedback shift register which will be referred 45
 F1Q g .& & ^ ^ Qf a 1Q LpSR ^ ^
to as a m-ary LFSR is one in which m is greater than 2, modulo-10 feedback-
thereby excluding therefrom the binary LFSR case. In
 FIG Sa is a block diagram of a ^.^ LFSR without
the m-ary LFSR when m is equal to p, a prime integer,
 binary ,ogiCi utilizing sum modulo- 1 0 feedback;
by proper selection of the feedback stages and the mul-
 5Q FK> 6 is a ^hle in which the entries at * = 0 through
tiplication factors, a maximal length sequence pr-\ can k=}Q in the table of FIG. 5 are coded in binary;
be generated for any p. When m is not a prime, shorter pIG. 7 is one embodiment of a 10-ary LFSR with bi-
than maximal length sequences can be realized.
 nary logic;
Whenever m is greater than 2, the resulting FIG. 8 is a diagram useful in explaining another em-
sequences are nonbinary recurring sequences. Such 55 bodimentof a 10-ary LFSR;
sequences have well understood properties and have FIGS. 9 and 10 recited state tables of the linear feed-
wide potential use. Potential applications include rang- back shift registers 33 and 35 respectively shown in
ing codes, error-detecting and error-correcting codes, FIG. 8; and
counting scaling, prescribed sequence generation, FIG. 11 is a practical implementation of a 5 -ary
memory paging, and associative memory organization. 60 LFSR with binary logic, corresponding to register 35 of
To date nonbinary sequences have received little at- FIG. 8.
tention, since physical devices do not exist that are high npSCRIPTION OF THE PREFFRRFD
speed and reliable and that are capable of assuming DESCRIPT TON OF THE PREFERRED
more than two states. Despite such hardware limita-
 6J EMBODIMENTS
tions the ability to generate nonbinary recurring The present invention may best be understood by
sequences would represent a great advance in the state first describing a general linear feedback shift register,
of the art. in which each register stage is capable of assuming any
3,718,863
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one of m states, defined as states 0, 1, . . . . m— 1. Such a The ternary linear recurrence relation can be ex-
register is shown in FIG. 1. The register 10 comprises r pressed as:
stages, ak_, . . . ak_r connected through multipliers Cl . .
. Cr to a modulo-m feedback unit 12. Each of the mul- a » = fl»_, + 2ak_, mod 3.
tipliers may multiply the output of the state supplied 5
 The theoretical state table for such a ternary LFSR is
thereto by any value from 0 to m - 1. As is known the charted in the first five columns from the left in FIG. 3.
register is clocked by clock pulses from a clock IS to u js thus seen that for an initial state at 002 at time k =
thereby cycle the LFSR through the states associated o, a maximal length sequence of 26 (0-25) can be
with a desired sequence. To simplify the following theoretically generated.
figures, the clock IS is deleted from the rest of the 10 In accordance with the present invention the state of
figures. As is further known the length of the sequence each register stage and the feedback digit ak are coded
depends on r, m and the multiplication factors of mul- in binary for each times k = 0 through k = 25 . Since m =
tipliers C 1 through Cr, as well as the initial states of the 3
 a 2-bit code is needed. The coded states and feedback
stages of the register. digits are listed in the five columns from the right of
Clearly, if m is 2 the arrangement shown in FIG. 1 is 13 FIG. 3. The entries under jct_, and yt.t represent the 2
a conventional linear feedback shift register in which binary digits of the entries under a »_„ xt_2 and y*.2 for
each register stage stores a binary value, either a 0 or a the at.z entries, x^ and y^ for the a^ entries and xkyk
1 and is either connected or not connected to unit 12 for the ak entries. Therein the x's entries represent the
which is a modulo-2 unit. That is, the arrangement of
 2Q higher order digits and the y's entries the lower order
FIG. 1 is a binary LFSR. If, however, m is an integer, digits of the binary representation.
greater than 2, the arrangement of FIG. 1 can be in accordance with the present invention two parallel
thought of as a m-ary linear feedback shift register or 3-bit binary shift registers X and Y are provided as
simply a m-ary LFSR, since any stage can assume any shown in FIG. 4. The stages of register X are designated
of m states, and unit 12 is a modulo-m summer unit.
 25 Xk_lt Xlt_1 and xk^ while those of register Y are
Herebefore an m-ary LFSR could not be reduced to designated y»_,, y*_2 and yk^. The outputs of stages of
practice since to date there is no physical device which the two registers, which correspond to stages of register
is capable of assuming any one of m states where m is 20 which are connected to unit 22 through multipliers
greater than 2 yet be fast and reliable, as known binary with nonzero factors, i.e., through nonzero multipliers,
devices. 30 are supplied to a feedback logic unit 25. The outputs of
The advantages of a m-ary LFSR if one could be built unit 25 are the feedbacks xk and yk to registers X and
should be appreciated by those familiar with the art. A Y, respectively. Since in register 20 only stages ak^ and
m-ary LFSR can provide nonbinary recurring ak^ are fed back through nonzero multiplication fac-
sequences, not feasible with binary LFSRs. Also, tors, only stages xt_, and xk^ of register X and stages
sequences of lengths which fall between maximal 35 >„_, and yt_j of register Y are fed back to unit 25.
length binary sequences can be generated with a m-ary It is thus seen that xk and yk are functions of only four
LFSR. For example, with binary LFSRs of 3, 4, 5, 6, 7 of the six stages of the two registers. They are provided
and 8 stages, maximal length sequences of 7, 15, 31, by the logic unit 25 as a function of the combined states
63, 127 and 255 states can be generated based on the of these four stages, i.e., **_,, xk^, yk.t and yk^. For ex-
formula 2r— 1 , where r is the number of register stages. 40 ample, xk is made a 1 only when the combined states of
Yet, with a m-ary LFSR, in which m is a prime (m =p), these four stages are in any one of 9 combinations at
maximal length sequences, falling between these times k = 4, 7, 13, 14, 15, 18, 19, 21 and 23 and is 0 in
values, could be generated. For example with m = p = all the others. Similarly, y» is a 1 only for given com-
3, the maximal length sequence is 3r — 1 . Thus, with re- binations of these four stages and is a 0 for all others. It
gisters of 2, 3, 4 and 5 stages, sequences of 8, 26, 80 45 should be apparent to logic designers that xk and yk can
and 242 states can be generated. Clearly, with different be generated by considering each of the 26 combina-
values of m and r and different feedback connections, tions of the states of jct_,, xk.3, yk., and yt_3 separately.
the number of sequences which could be generated is Preferably however, the states can be plotted on a Kar-
very great. However, herebefore none of these were naugh chart or map to simplify the logic implementa-
practical due to the 2-state limitation of practical 50 tion.
devices. ' It should be appreciated that the binary values of xk
These limitations are eliminated by the present in- and yk can be recoded by a coder 26 to generate the
vention which enables the simulation of a m-ary LFSR nonbinary recurring sequence ak, while the outputs of
with binary devices. The basic principles of the inven- corresponding stages of the two registers, such as -tn
tion may best be highlighted with a specific example. and yt_,, jct_2 and yk.t and xk^ and yt_j can be recoded
Let it be assumed that it is desired to simulate the per- separately by coders 27, 28 and 29 to provide the non-
formance of a three stage ternary LFSR, such as the binary values of a t_,,a t_2 and ak_3.
one shown in FIG. 2, wherein the three stages of re- It is thus seen that the arrangement, shown in FIG. 4,
gister 20 are designated as a»_,, at_, and at_3. Therein, truly generates the sequence which would have been
a* represents the feedback digit from a mod-3 unit 22. generated by the ternary LFSR, shown in FIG. 2, ex-
Stage a*., is connected directly to unit 22 through Cl cept that herein it is generated with two binary registers
which provides a multiplication factor of 1 and at_3 is and with interconnected binary logic feedback. There-
connected through C3 which provides a multiplication fore the arrangement shown in FIG. 4 can be thought of
factor of 2. Stage o*_2 of register 20 is not fed back to 6J as a ternary LFSR with binary logic.
unit 22. Theoretically it can be thought of as being con- It should be appreciated that the invention is not
nected to unit 22 through a multiplier C2 (not shown) limited to the single arrangement shown in FIG. 4. It is
with a multiplication factor of zero. applicable to the simulation of any m-ary LFSR. Based
3,718,863
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on the desired sequence the state table for the m-ary The resulting truth table of the binary cycle of the bi-
; LFSR is charted. Then it is coded in binary to deter- nary LFSR 33 is shown in FIG. 9 and the state table of
* mine successive stages associated with the sequence as the 5-ary LFSR 35 with its corresponding binary coded
well as the feedback digits which are then generated by states and feedback digits are shown in FIG. 10. The 5-
x
 j a feedback logic control unit, designed to provide the 5 ary LFSR 35 is implemented with binary registers X, Y
proper feedback to each of the registers. and Z as shown in FIG. 11, and with a feedback unit 38
Mathematically it can be shown that when m is a which provides only three feedbacks xk, yk and zft, as a
product of two or more distinct primes, i.e., fip t , etc., function of only 6 states or values (of registers X,Y and
the selected recurrence relation for m can be decom- Z). Thus, it is simpler than unit 32 of FIG. 7, which pro-
posed into separate p recurrence relations which can I0 vides four outputs as a function of eight state-variables,
be treated separately. For example, for m = 10, a 10- Attention is again directed to FIG. 5. The entries
ary LFSR can be implemented with four parallel binary under ak represent 60 steps or states of the infinite
registers, since 23 < 10 < 24, and with a single intercon- sequence 0, 1, 1,2, 3, 5, 8, 13, 21, 34,55 . . . . known as
nected feedback unit with four feedback outputs, in a the Fibonacci sequence, reduced modulo-10. Accord-
manner analogous to that of FIG. 4. However, since 10 ing to the present invention, these states of the
= 2 x 5 , the same sequence can be derived with one 2- Fibonacci sequence may be generated by either the
:
- ary LFSR, i.e., a simple binary LFSR and with one 5- embodiment shown in FIG. 7 or by the 5-ary LFSR with
ary LFSR with binary logic, consisting of three parallel binary logic, shown in FIG. 11, together with the binary
registers (22 < 5 < 23) with interconnected feedback. 20 LFSR 33 shown in FIG. 8. In either embodiment the
The latter arrangement may in some instances be feedback digits can be receded into decimal digits to
preferred to simplify the complexity of the feedback provide the various values of the Fibonacci sequence,
logic. As is known the Fibonacci sequence has many useful
These aspects may further be explained with specific properties. Among some of its applications are random
examples. Assuming a cycle structure or nonbinary 25 number generation and sort merge strategy for data by
recurrence relation or sequence afc = afc_rl- a»_i mod-10 means of a general, purpose digital computer. Thus the
and an initial state of 19, i.e., o_, = 1, a.g=9, it is clear present invention provides means for generating a sig-
that a state table can be provided therefore as shown in nificant number of states in the Fibonacci sequence
FIG. 5. Theoretically this nonbinary recurrence rela- with binary logic elements.
tion can be generated by a 10-ary LFSR 30 as shown in 30 Summarizing the foregoing description in ac-
FIG. 5a wherein A represents a two-stage register, each cordance with the present invention, m-ary LFSRs with
stage capable of assuming any of 10 states. Each of the binary logic elements are provided to generate nonbi-
stages is connected directly (multiplication factor of 1) nary recurring sequences. Based on the desired nonbi-
to a feedback modulo-10 summer 31. nary recurring sequence which is theoretically
The analogous sequence can be generated by coding " producable by a register of r stages, each capable of as-
each state and each feedback digit in binary, as suming any of m states, with feedback of selected
represented in FIG. 6 shown only for k = 0 through k — stages through nonzero multipliers which are modulo-
10. Each state is coded into a four-bit binary represen- m added to provide a feedback digit to the register, the
tation mnpq. Four registers M, N, P and 0 are em- .. sequence's state table is produced. Each state therein
ployed as shown in FIG. 7 with a feedback unit 32 and the feedback digit are coded in binary to provide a
which provides mk, nt, pk and qk feedbacks to the four corresponding binary-coded sequence. A plurality of
registers, to generate the binary coded sequence. Since binary registers, equal in number to or greater than
in the theoretical 10-ary LFSR 30, shown in FIG. 5a, logjm, each with r binary stages are employed. The
each of the stages of register A is fed back through a 45 states of corresponding stages of all the registers are
nonzero multiplier to the modulo-10 summer 31, each supplied to a single feedback logic unit which provides
of the stages of each of registers M, N, P and Q is fed a binary feedback digit to each of the registers. The
back to unit 32. It is clear that unit 32 provides the combination of states of the registers cycles through a
feedbacks as a function of eight Boolean or state-varia- sequence of binary states which corresponds to the
bles. 50 states associated with the nonbinary recurring
This arrangement can be simplified by generating a sequence. The novel combination with a plurality of re-
cycle structure bk = £>*-,+ fc»_i mod-2 and a cycle struc- gisters may also be thought of as a combination of
ture d/t-dit.i+dit-i mod-5 with an arrangement as shown equal length binary shift registers, with a feedback logic
in FIG. 8. The binary cycle structure is provided by a unit which provides a separate feedback binary digit to
binary LFSR 33, consisting of a B register and a modu- 55 each register which is a function of the states of cor-
lo-2 summer 34 and the cycle structure d» = d*_i+ d».j responding stages of all the registers.
mod-5 is theoretically provided by a 5-ary LFSR 35. The invention may further be summarized by ex-
The latter consists of a two stage register D, each stage pressing a nonbinary recurring sequence as
capable of assuming any of 5 states and a modulo-5
summer 36. Since in the theoretically 10-ary LFSR of 60
 r " '
FIG. §a each of the stages of register A are connected ak = 2jCiOk-i mod m .•''•..
to the modulo-10 summer, each of the two stages of 1=1 " ,•;• ..
each of registers B and D is connected to its associated
summer. Each digit of the initial state 19 of register A is Such a sequence can be generated theoretically by a
reduced modulo-2 to provide an initial state 11 for re- m-ary LFSR without binary logic. Therein r represents
gister B and is reduced modulo-5 to provide an initial the number of stages of the register. Each stage ak^ is
state of 14 for register D. capable of assuming any of m states, a* is the modulo m
3,718,863
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of the states of the stages which are fed back through
nonzero multipliers c(. In accordance with the present
invention such a sequence is practically implementable
by a m-ary LFSR with binary logic. Such an arrange-
ment includes W registers (H^ > log,m), each of r bi-
nary stages, and a single feedback logic unit. The latter
is supplied with corresponding stages of the W registers
which correspond to the ak_, stages with nonzero mul-
tipliers in the theoretical m-ary LFSR without binary
logic utilizing sum modulo-m feedback. The single
feedback logic unit provides a feedback binary digit to
each of the W registers, with all the feedback bits
representing at in binary, which can be coded into an
m-type representation or code.
Although particular embodiments of the invention
have been described and illustrated herein, it is recog-
nized that modifications and variations may readily
occur to those skilled in the art and consequently it is
intended that the claims be interpreted to cover such
modifications and equivalents.
What is claimed is:
1. A binary logic arrangement comprising:
a plurality of binary shift registers, each of r binary
stages; and
feedback means coupled to corresponding stages of
all of said registers for providing a separate feed-
back binary digit to each register as a function of
the states of the stages coupled to said feedback
means.
2. A binary logic arrangement as recited in claim 1
wherein each register stage is settable in a selected ini-
tial binary state, and means for clocking said registers'
stages to provide a binary sequence corresponding to a
selected nonbinary recurring sequence.
3. A binary logic arrangement as recited in claim 2
wherein the number of registers is definable as W, W >
loggp, wherein p is a distinct prime, greater than 2.
4. A binary logic arrangement as recited in claim 3
wherein the stages of said W registers are settable to
selected initial binary states whereby the length of the
sequence provided by said arrangement \sp r—\.
5. A binary logic arrangement as recited in claim 2
wherein the number of registers is definable as W, W >
logzm, wherein m is an integer greater than 2.
6. A m-ary linear feedback shift register for provid-
ing a recurring sequence, which is analogous to a non-
binary recurring sequence, in binary representation,
wherein m is an integer greater than 2, comprising:
a plurality of binary shift registers, each of r stages,
with corresponding stages in said registers settable
to initial binary states which are functions of the
initial states of said nonbinary recurring sequence;
feedback means coupled to selected stages of said re-
gisters, with corresponding stages of said registers
being coupled to said feedback means for provid-
ing a separate feedback binary digit to each of said
registers as a function of the states of the stages
connected
means
througl
the
rep/sgenting
seuence, m<
whereby each re-
ence of states, with
of said registers
inary recurring
'<==>,
7. The arrangement as recited in claim 6 wherein
said nonbinary recurring sequence is definable as
k-i mod m
at being the sum modulo m of the states of a register,
definable as A, of r stages, which are summed modulo-
JQ m through nonzero multipliers cf, each stage of register
A being capable of assuming any of m states and the
feedback binary digits provided by said feedback
means representing at in binary.
8. The arrangement as recited in claim 7 wherein the
15 number of said binary registers is W, W > Ibg2m, and
said feedback means is coupled to corresponding stages
of said W registers which correspond to stages ak_i con-
nected through nonzero multipliers for the modulo-m
summation.
20 9. The arrangement as recited in claim 6 wherein m
= p,p being a prime integer and the nonbinary recur-
ring sequence is definable as
25 k_i mod p
ak representing the feedback digit from a feedback unit
which provides the sum modulo-/; of the states of a re-
30 gister definable as A of r stages, connected to the feed-
back unit through r multipliers, selected ones of said
multipliers providing nonzero multiplication factors,
each stage of the A register being capable of assuming
any of p states, and ak being fed back as the input to
35 said A register, with the feedback binary digits from
said feedback means representing ak in binary.
10. The arrangement as recited in claim 9 wherein
the number of said binary registers is W, W > log^,
and said feedback means is coupled to the stages of
40 each of said W registers which correspond to the stages
of said A register which are connected to the feedback
unit. Providing ak, through nonzero multipliers.
11. The method of providing a binary representation
of a nonbinary recurring sequence of the type provida-
45 ble by a m-ary linear feedback shift register comprising
a register A of r states, each stage being capable of as-
suming any of m states and a feedback unit which pro-
vides a feedback digit, definable as a*, which is a func-
tion of the states of selected stages connected to the
50 feedback unit through nonzero multipliers, the steps
comprising:
coding in binary states of said r stages and the a* in
said nonbinary recurring sequence which starts
from an initial state to which the r stages of said A
55 register are set;
providing W binary shift registers, each of r states,
corresponding stages of said W registers being set
to represent in binary the initial states of the r
stages of said A register; and
60 providing a feedback binary digit to each of said W
registers as a function of the states of selected
stages of said W registers, whereby the feedback
binary digits represent ak in binary.
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